

# **aPR33A3K**

**Fixed 1/ 2/ 4/ 8 Message Mode (E2.1)**

## **Datasheet**

**Recording voice IC**

### **APLUS INTEGRATED CIRCUITS INC.**

**Address:**

3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei, Taiwan 115, R.O.C.

**TEL:**

886-2-2782-9266

**FAX:**

886-2-2782-9255

**WEBSITE :**

<http://www.aplusinc.com.tw>

**Technology E-mail:**

[edit@aplusinc.com.tw](mailto:edit@aplusinc.com.tw)

**Sales E-mail:**

[sales@aplusinc.com.tw](mailto:sales@aplusinc.com.tw)

**■ FEATURES**

- Operating Voltage Range: 3V ~ 6.5V
- Single Chip, High Quality Audio/Voice Recording & Playback Solution
  - No External ICs Required
  - Minimum External Components
- User Friendly, Easy to Use Operation
  - Programming & Development Systems Not Required
- 340 sec. Voice Recording Length in aPR33A3K
- Powerful 16-Bits Digital Audio Processor.
- Nonvolatile Flash Memory Technology
  - No Battery Backup Required
- External Reset pin.
- Powerful Power Management Unit
  - Very Low Standby Current: 1uA
  - Low Power-Down Current: 15uA
  - Supports Power-Down Mode for Power Saving
- Built-in Audio-Recording Microphone Amplifier
  - No External OPAMP or BJT Required
  - Easy to PCB layout
- Configurable analog interface
  - Differential-ended MIC pre-amp for Low Noise
  - High Quality Line Receiver
- High Quality Analog to Digital, DAC and PWM module
  - Resolution up to 16-bits
- Simple And Direct User Interface
- Averagely 1,2,4 or 8 voice messages record & playback


**■ DESCRIPTION**

Today's consumers demand the best in audio/voice. They want crystal-clear sound wherever they are in whatever format they want to use. APLUS delivers the technology to enhance a listener's audio/voice experience.

The aPR33A3K is a powerful audio processor along with high performance audio analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). The aPR33A3K is a fully integrated solution offering high performance and unparalleled integration with analog input, digital processing and analog output functionality. The aPR33A3K is incorporates all the functionality required to perform demanding audio/voice applications. High quality audio/voice systems with lower bill-of-material costs can be implemented with the aPR33A3K is because of its integrated analog data converters and full suite of quality-enhancing features such as sample-rate convertor.

The aPR33A3K-E2.1 is specially designed for simple key trigger, user can record & play the message averagely for 1, 2, 4 or 8 voice message(s) by switch and be adjusted the sample rate by using different values of resistors to meet your requirement. It is suitable in simple interface or need to limit the length of single message, e.g. toys, leave messages system, answering machine etc. Meanwhile, this mode provides the power-management system. Users can let the chip enter power-down mode when unused. It can effectively reduce electric current consuming to 15uA and increase the using time in any projects powered by batteries.


■ PIN CONFIGURATION



**■ PIN DESCRIPTION**

| Pin Names         | Pin No | TYPE   | Description                                     |
|-------------------|--------|--------|---|
| VDDP              | 8      |        | Positive power supply.                          |
| VDD               | 10     |        |   |
| VDDA              | 17     |        |   |
| VDDL              | 24     |        |   |
| VSSP              | 5      |        | Power ground.                                   |
| VSSL              | 11     |        |   |
| VSSA              | 16     |        |   |
| V <sub>25</sub>   | 25     |        | Internal LDO output.                            |
| V <sub>CORE</sub> | 15     |        | Positive power supply for core.                 |
| V <sub>REF</sub>  | 18     |        | Reference voltage.                              |
| V <sub>CM</sub>   | 19     |        | Common mode voltage.                            |
| Rosc              | 26     | INPUT  | Oscillator resistor input.                      |
| RSTB              | 27     | INPUT  | Reset. (Low active)                             |
| SRSTB             | 28     | INPUT  | System reset, pull-down a resistor to the VSSL. |
| MIC+              | 22     | INPUT  | Microphone differential input.                  |
| MIC-              | 21     |        |   |
| MICG              | 23     | OUTPUT | Microphone ground.                              |
| VOUT2             | 6      | OUTPUT | PWM output to drive speaker directly.           |
| VOUT1             | 7      |        |   |
| /REC              | 12     | INPUT  | Record Mode. (Low active)                       |
| M0                | 13     | INPUT  | Message-0.                                      |
| M1                | 14     | INPUT  | Message-1                                       |
| M2                | 20     | INPUT  | Message-2                                       |
| M3                | 9      | INPUT  | Message-3                                       |
| M4                | 3      | INPUT  | Message-4                                       |
| M5                | 4      | INPUT  | Message-5                                       |
| M6                | 1      | INPUT  | Message-6., Message mode select 0               |
| M7                | 2      | INPUT  | Message-7, Message mode select 1                |

■ TYPICAL APPLICATION




## ■ MESSAGE MODE

In fixed 1/ 2/ 4/ 8 message mode (E2.1), user can divide the memory averagely for 1, 2, 4 or 8 message(s). The message mode will be applied after chip reset by the MSEL0 and MSEL1 pin.

Please note the message should be recorded and played in same message mode, we CAN NOT guarantee the message is complete after message mode changed. For example, user recorded 8 messages in the 8-message mode, those messages can be played in 8-message mode only. If user changed to 1, 2 or 4 message mode, system will discard those messages.

- 8-Message Mode

The memory will be divided to 8 messages averagely when both MSEL0 and MSEL1 pin float after chip reset.




**aPR33A3K-E2.1**



- 4-Message Mode


The memory will be divided to 4 messages averagely when MSEL0 pin connected to VSS and MSEL1 pin float after chip reset.



aPR33A3K-E2.1

- 2-Message Mode


The memory will be divided to 2 messages averagely when M<sub>SEL1</sub> pin connected to VSS and M<sub>SEL0</sub> pin float after chip reset.



**aPR33A3K-E2.1**

- 1-Message Mode

The memory will be for 1 message when both M<sub>SEL0</sub> and M<sub>SEL1</sub> pin connected to VSS after chip reset.



**aPR33A3K-E2.1**

**■ RECORD MESSAGE**

During the /REC pin drove to  $V_{IL}$ , chip in the record mode.


When the message pin (M0, M1, M2 ... M7) drove to  $V_{IL}$  in record mode, the chip will playback "beep" tone and message record starting.

The message record will continue until message pin released or full of this message, and the chip will playback "beep" tone 2 times to indicate the message record finished.

If the message already exist and user record again, the old one's message will be replaced.

The following fig. showed a typical record circuit for 8-message mode. We connected a slide-switch between /REC pin and VSS, and connected 8 tact-switches between M0 ~ M7 pin and VSS. When the slide-switch fixed in VSS side and any tact-switch will be pressed, chip will start message record and until the user releases the tact-switch.

Note: After reset, /REC and M0 to M7 pin will be pull-up to VDD by internal resistor.



**aPR33A3K-E2.1**

**■ PLAYBACK MESSAGE**


During the /REC pin drove to  $V_{IH}$ , chip in the playback mode.

When the message pin (M0, M1, M2 ... M7) drove from  $V_{IH}$  to  $V_{IL}$  in playback mode, the message playback starting.

The message playback will continue until message pin drove from  $V_{IH}$  to  $V_{IL}$  again or end of this message.

The following fig. showed a typical playback circuit for 8-message mode. We connected a slide-switch between /REC and VSS, and connected 8 tact-switches between M0 ~ M7 and VSS. When the slide-switch fixed in float side and any tact-switch will be pressed, chip will start message playback and until the user pressed the tact-switch again or end of message.

Note: After reset, /REC and M0 to M7 pin will be pull-up to VDD by internal resistor.




**aPR33A3K-E2.1**




■ **VOICE INPUT**

The aPR33A3K-E2.1 support single channel voice input by microphone or line-in. The following fig. showed circuit for different input methods: microphone, line-in and mixture of both.



**aPR33A3K-E2.1**


**(A) Microphone**



**aPR33A3K-E2.1**

Note: The 10K resistor used for input signal adjust, and the value just for reference.

**(B) Line-In**



**aPR33A3K-E2.1**

Note: The 10K resistor used for input signal adjust, and the value just for reference.

**(C) Microphone + Line-In**


## ■ VOICE OUTPUT

The aPR33A3K-E2.1 supports 2 voice output mode, PWM and DAC.


The PWM mode use VOUT1 and VOUT2 pin to drive speaker directly without external components to save cost.

The DAC mode use VOUT2 pin to output current signal. User can use the signal to drive audio amplifier or mix with other components in their applications to provide larger voice volume.


The following fig. show circuit for different output methods: PWM, DAC, DAC with transistor, DAC with audio amplifier AP4890B.




(A) PWM



**(B) DAC**




**(C) DAC with transistor**



**(D) DAC with audio amplifier AP4890K**


■ **BUSY**

The MICG pin will be drove to low during the message record or playback, and drove to high during idle or standby, user can detect MICG status to know chip is busy or not.




Please note it is limited for MICG pin driving current. Reference to  $I_{OH}$  and  $I_{OL}$  in section “**DC CHARACTERISTICS**”. If MICG pin is over loading from external circuit, it will cause noise in microphone circuit.

**Below is a typical application. We add one LED to indicate IC record and playback status. We use one Resistor to limit current. And suggest  $R > 470\Omega$**






Below Transistor circuit is to get higher current, larger than  $I_{OH}$  or  $I_{OL}$ .



To get best sound quality, we can use buffer or inverter to isolate MICG to avoid noise from external circuit. Driving current is provided by buffer(inverter) only.




■ **RESET**

aPR33A3K-E2.1 can enter standby mode when RSTB pin drive to low. During chip in the standby mode, the current consumption is reduced to  $I_{SB}$  and any operation will be stopped, user also can not execute any new operate in this mode.

The standby mode will continue until RSTB pin goes to high, chip will be started to initial, and playback “beep” tone to indicate enter idle mode.


User can get less current consumption by control RSTB pin specially in some application which concern standby current.



**aPR33A3K-E2.1**

■ **BLOCK DIAGRAM**

Figure 1. Block Diagram




■ **ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Rating                              | Unit |
|------------------|-------------------------------------|------|
| VDD – VSS        | -0.3 ~ +10.0                        | V    |
| V <sub>IN</sub>  | VSS-0.3 < V <sub>IN</sub> < VDD+0.3 | V    |
| V <sub>OUT</sub> | VSS < V <sub>OUT</sub> < VDD        | V    |
| T(Operating)     | -40 ~ +85                           | °C   |
| T(Junction)      | -40 ~ +125                          | °C   |
| T(Storage)       | -40 ~ +125                          | °C   |

**■ DC CHARACTERISTICS**

| Symbol                           | Parameter                        | Min. | Typ. | Max. | Unit | Conditions                          |
|----------------------------------|----------------------------------|------|------|------|------|-------------------------------------|
| VDD                              | Operating Voltage                | 3.0  |      | 6.5  | V    |                                     |
| I <sub>SB</sub>                  | Standby Current                  |      |      | 1    | μA   |                                     |
| I <sub>PDN</sub>                 | Power-Down Current               |      | 15   | 20   | μA   |                                     |
| I <sub>OP(IDLE)</sub>            | Operating Current (Idle)         |      | 20   |      | mA   | VDD = 5V                            |
| I <sub>OP(REC)</sub>             | Operating Current (Record)       |      | 35   |      | mA   | VDD = 5V                            |
| I <sub>OP(PLAY)</sub>            | Operating Current (Playback)     |      | 25   |      | mA   | VDD = 5V                            |
| V <sub>IH</sub>                  | "H" Input Voltage                | 2.5  |      |      | V    |                                     |
| V <sub>IL</sub>                  | "L" Input Voltage                |      |      | 0.6  | V    |                                     |
| I <sub>VOUT</sub>                | V <sub>OUT</sub> Current         |      | 185  |      | mA   |                                     |
| I <sub>OH</sub>                  | O/P High Current                 |      | 8    |      | mA   | VDD = 5V / V <sub>OH</sub> =4.5V    |
| I <sub>OL</sub>                  | O/P Low Current                  |      | 14   |      | mA   | VDD = 5V / V <sub>OH</sub> =0.5V    |
| R <sub>NPIO</sub>                | Input pin pull-down resistance   |      | 300  |      | KΩ   | External floating or drive low.     |
|                                  |                                  |      | 1    |      | MΩ   | External drive high.                |
| R <sub>UPIO</sub>                | Input pin pull-up resistance     |      | 4.7  |      | KΩ   |                                     |
| Δ F <sub>s</sub> /F <sub>s</sub> | Frequency stability              |      |      | 5    | %    | VDD = 5V ± 1.0V                     |
| Δ F <sub>c</sub> /F <sub>c</sub> | Chip to chip Frequency Variation |      |      | 5    | %    | Also apply to lot to lot variation. |


■ AC CHARACTERISTICS



| Symbol | Parameter          | Min. | Typ. | Max. | Unit | Conditions |
|--------|--------------------|------|------|------|------|------------|
| T1     | /CS Setup Time     | 100  | --   | --   | mS   | VDD=5.0V   |
| T2     | Trigger Setup Time | 16   | --   | --   | mS   | VDD=5.0V   |
| T3     | Trigger Hold Time  | 16   | --   | --   | mS   | VDD=5.0V   |
| T4     | /CS Hold Time      | 100  | --   | --   | uS   | VDD=5.0V   |

■ **PACKAGE INFORMATION**

**28Pin 300mil SOP Package**



■ **HISTORY**

Ver. A (2022/4/11)

- Original version data sheet for aPR33A3K-E2.1